Manikanda Devarajan, N. (57200537236) and Chandrasekaran, Muthaial K. (15060993600) (2015) Design and FPGA implementation of reconfigurable OFDM with improved PAPR.
Full text not available from this repository.Abstract
The Orthogonal Frequency Division Multiplexing (OFDM) is used in various modern day wireless standards. It can be realized in two ways namely, Fast Fourier Transform (FFT) and Discrete Wavelet Transform (DWT). The OFDM-FFT shows a performance improvement in terms of area, speed and power but fails to improve Peak-to-Average-Power-Ratio (PAPR). On the other hand the OFDM-DWT shows a promising improvement in terms of PAPR. This paper presents a reconfigurable Orthogonal Frequency Division Multiplexing (OFDM), which will configure between the Fast Fourier Transform (FFT) and Discrete Wavelet Transform (DWT) based on the application needs. The proposed reconfigurable OFDM is developed using Verilog HDL and targeted in Xilinx Virtex 5 FPGA (xc5v1x30ff324). The proposed OFDM shows a remarkable performance improvement in terms of Peak-to-Average-Power-Ratio (PAPR) at the cost of area overhead. The area overhead is due to the Discrete Wavelet Transform (DWT) architecture which consumes 16.14% more Gate Element (GE) than the Fast Fourier Transform (FFT) architecture. However, the proposed architecture with shared resources saves 58.67% and 57.05% sliced LUT and Gate Element (GE) respectively. © 2020 Elsevier B.V., All rights reserved.
| Item Type: | Article |
|---|---|
| Subjects: | |
| Divisions: | Engineering and Technology > Vinayaka Mission's Kirupananda Variyar Engineering College, Salem > Electronics & Communication Engineering |
| Depositing User: | Unnamed user with email techsupport@mosys.org |
| Last Modified: | 11 Dec 2025 06:09 |
| URI: | https://vmuir.mosys.org/id/eprint/4925 |
